# Final Exam S3 Computer Architecture

**Duration: 1 hr 30 min** 

Write answers only on the answer sheet.

Do not use a pencil or red ink.

## Exercise 1 (3 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

# Exercise 2 (2 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

# Exercise 3 (3 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$fff0,d7
next1
            moveq.l #1,d1
            cmpi.l #$1000,d7
                    next2
            moveq.l #2,d1
next2
            clr.l
                    d2
                    #200,d0
            move.l
loop2
            addq.l #1,d2
            subq.b #4,d0
                    loop2
next3
            clr.l
                    d3
            move.l
                    #$7777777, d0
loop3
            addq.l
                    #1,d3
                    d0,loop3
            dbra
                                   ; DBRA = DBF
```

# Exercise 4 (2 points)

Write the instructions that modify **D1** so that it takes the value given on the <u>answer sheet</u>. The initial value of **D1** is \$ 87654321 . **Use the SWAP, ROR and ROL instructions only**. Answer on the <u>answer sheet</u>.

Final Exam S3

## Exercise 5 (10 points)

All the questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns. A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character). An array of strings is made up of multiple strings in a row. For the whole exercise, we assume that an array of strings always contains at least one non-empty string. An array of strings always ends with two zeros: the null character of the last string followed by an additional final zero that marks the end of the array.

1. Write the **next\_str** subroutine that returns the address of the next string in an array of strings (or the last zero in the array if there are no more strings).

<u>Input</u>: **A0.L** points to a string in the array.

<u>Output</u>: **A0.L** points to the next string in the array or the last zero in the array if there are no more strings.

#### Be careful. The next str subroutine must contain 3 lines of instructions at the most.

2. Write the **two\_by\_two\_swap** subroutine that swaps the characters of a string in pairs (for odd lengths, the last character does not change).

<u>Input</u>: **A0.L** points to a string of characters.

Output: The string is modified in place (directly in memory).

For instance:

- If **A0.L** points to the string "ABCDEF", the string will become "BADCFE".
- If **A0.L** points to the string "ABCDEFG", the string will become "BADCFEG".

#### Be careful. The two\_by\_two\_swap subroutine must contain 13 lines of instructions at the most.

3. By using the **next\_str** and **two\_by\_two\_swap** subroutines, write the **swap\_all** subroutine that swap by pairs the characters of all the strings in an array of strings. If a string contains an odd number of characters, its last character does not change.

<u>Input</u>: **A0.L** points to the first string in an array of strings.

Output: All of the strings are modified in place.

Be careful. The swap\_all subroutine must contain 10 lines of instructions at the most.

Final Exam S3 2/8

	FV6.	,62	K Ouis	k Rof	ie r	'A'	100										3 — 2023/2024 <b>RK htm</b> — Convrigh	t © 2004-2007 By: Chuck Kelly
Set   Set											•			•		-		
Section   Sect	Jpcode																Uperation	<u> </u>
Continue   Continu	4 D D D					Ап	(An)	(An)+	-(An)	(i,An)	(i,An,Kn)	abs.W	abs.L	(i,PG)	(i,PG,Kn)	#n	D D V > D	ALLEGE
MOD   MOD	ARCA	R		1 10 10 1	e	-	-	-	-	-	-	-	-	-	-	-		
Description	ADD 4	пил		****	-	-												
MOM   Moment   Mom	ADD .	RMT				S J4	1		l							2		
Month   Sept	ADDA 4	14/1				_										Ι-		
MODICA  SMI, Dec.   Modern				****	_	<del>                                     </del>										<del>                                     </del>		
MOUNT   Moun					_	_	_			_						-		
						0	0	0	0		<u>a</u>	_	0					
MOI    September   September	AUUX	RMT			e	-	-	-	_		-		-				, <i>'</i>	Add source and extend bit to destination 
Mail   SPM _ SPM	AND 4	пил		**00	-	-	-				-					ı		L · LAND
Moliforn   Moliforn	AND .	RMT		_ ~ ~ 00		-	1		l .	l			Ι.			2		
Month   Mon	ANDL 4	DWI		_**00	_	-	_							-		<u> </u>		
AMAIL   M.					0	<u> </u>	_				0			-				
Ass.		_			-	-	-				-					<del>                                     </del>		
March   Mar					-	-	-	-	-	-	-	-	-	-	-			
Section   Sect		RMT		^ ^ ^ ^ ^		-	-	-	-	-	-	-	-	-	-		ĉ <b>₹</b> 1	
BCHG   St   Dind     e   -   d   d   d   d   d   d   d   -   -	ASK	w			0	-	-	1	_		-		- L			S	<b> </b>	
BCHG   B L   Bnd	п				-	-	0	0	0		0	0	0			-		
EBLE BL   1	RCC	RM.	address		-	-	-	-	-	-	-	-	-	-	-	-		
BCLR B L Dn.d	00110	пі	n ı	+	١.					1								
SEC   Sec   Dad	RCHP	R T		^_		-	1	_	_	l		_	_			_		· ·
## And	DELD	п		*_	-	-	_			_	_	_						
BRA   BRA	RPTK	R T				-		_	l	_	_	-	_	-			, ,	
88EF	ппл	пиЗ			0	-	_		-				_	-		S		
#A.d					-	-										-		
BRS   BW    didress	R2F1	R T		^_		-	_		l .	l							, ,	
BIST   B   L   Dn.d	000	пиЗ			q.	-	a	a	a	0	a	a	a	-		S		
### ### ### ### ### ### ### ### ### ##					-	-	-	-	-	-	-	-	-	-		-		
CHK   W   S.Dn   -*UU   e   -   S   S   S   S   S   S   S   S   S	RIZI	R T		^		-	1	_	l .	ı		l				-		
CLR	רווע	14/		_*::::::	_	-		_			_	_		_	_			
CMPA   WIL   S.Dn					-	-								2		S		
CMPA   WIL   S.An					_	- A	<del>-</del>							-		- A		
CMPI4								1								_	1	
CMPM						е										-		
Division   Division		_			d	-	0	<b>—</b>				a				<del></del>		· ·
					-	-	-	В	-	-	-	-	-	-	-			
DIVS	NRCC	W	Un,addres*		-	-	-	-	-	-	-	-	-	-	-	-		
DIVI	DIVE	147		***0														1
EOR						-										<del>                                     </del>		
EORI					_	-	_			_			_	2				
EURI					_	-	_				_			-		_		
EDRI					d		d		d							<u> </u>		
EXG					-	-	-		-		-				-	_		
EXT WL Dn -**00 d				_====	<u> </u>	-	-		-					-		S		
					_	8	-		-		-		-	-	-	-		
JMP		WL	Un	-**00	d	-	-		-		-	-	-	-	-	-		
SR					-	-	-		-		-	-	-	-		-		
LEA L S.An			_		-	-		-	-				-			-		
LINK					-	-	d	-	-	d	d	d	d	d	d	-		
SP +#n → SP   (negative n to allocate space)		L			-	е	S	-	-	S	S	S	S	S	S	-		
Logical shift Dy, Dx bits left/right LSR WL d d d d d d d d s  MOVE W s,CCR ===== s - s s s s s s s s s s s s s s s	LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-		
LSR #n,Dy d																	SP + #n → SP	
LSR $\#n,Dy$ $d$	LSL	BWL		***0*	1	-	-	-	-	-	-	-	-	-	-	-	X T	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	LSR		•		d	-	-	-	-	-	-	-	-	-	-			
MOVE W s.CCR ===== s - s s s s s s s s s s s s s s s					-	-	d	d	d	d	d	d	d	-	-	1		
$\begin{array}{llllllllllllllllllllllllllllllllllll$	MOVE <sup>4</sup>			-**00	е	s4	е	В	В	В	е	е	В	S	S	s4		Move data from source to destination
MOVE W SR,d d - d d d d d d d SR $\rightarrow$ d Move Status Register to destination  MOVE L USP,An d USP $\rightarrow$ An Move User Stack Pointer to An (Privileged)  An,USP - s An $\rightarrow$ USP Move An to User Stack Pointer (Privileged)	MOVE				S	Ŀ	S	S	S	S	S	S	S	S	S	S		Move source to Condition Code Register
MOVE W SR,d d - d d d d d d d SR $\rightarrow$ d Move Status Register to destination  MOVE L USP,An d USP $\rightarrow$ An Move User Stack Pointer to An (Privileged)  An,USP - s An $\rightarrow$ USP Move An to User Stack Pointer (Privileged)	MOVE	W		====	S	-	S	S	S	S	S	S	S	S	S	S	92 ← 2	Move source to Status Register (Privileged)
MOVE L USP,An $$ - d USP $\rightarrow$ An Move User Stack Pointer to An (Privileged) An,USP - s An $\rightarrow$ USP Move An to User Stack Pointer (Privileged)	MOVE	W			d	-	d	d	d	d	d	d	d	-	-	-		
An,USP $-$ s $      -$ An $ ightarrow$ USP Move An to User Stack Pointer (Privileged)	MOVE	L			-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
					-		-	-	-	-	-	-	-	-	-	-		Move An to User Stack Pointer (Privileged)
		BWL	b,z	XNZVC	Dn	Ап	(Ап)	(Ап)+	-(An)	(і,Ап)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#п		<u> </u>

# $Computer\ Architecture-EPITA-S3-2023/2024$

MUNEAN   March   Mar	Opcode	Size	Operand	CCR	Е	Effec	:tive	Addres	<b>S</b> S=S	ource,	d=destina	ition, e:	eithe=	r, i=dis	placemen	t	Operation	Description
MOVEN   MOVER   Replication   Move appendixed registers to A from memory   Move appendixed registers to A from the A for a from the A forest to A fo		BWL		XNZVC	Dπ	Ап	(Ап)	(Ап)+	-(Ап)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#п	•	·
Service   Serv	MOVEA <sup>4</sup>	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVED	MOVEM <sup>4</sup>	WL	Rn-Rn,d		-	-	d	-	d	d	d	Ь	d	-	-	-	Registers → d	
(An)			s,Rn-Rn		-	-	S	S	-	s	S	S	S	S	2	-	s → Registers	(.W source is sign-extended to .L for Rn)
MINES   W   2.Dn	MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
MILLS     M   2.Ds			(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MULL   W   S.Dn	MOVEQ4	L	#n,Dn	-**00	Ь	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
NBCD   8   d	MULS	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MESS   BWL   d	MULU	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	
NECK   BYL	NBCD	_	d	*U*U*	Д	-	d	d	d	d	d	Ь	d	-	-	-	$\Box - d_{10} - X \rightarrow d$	Negate BCD with eXtend, BCD result
NOT   SWI	NEG	BWL	d	****	Р	-	d	d	d	d	d	d	d	-	-	-	0 - d <del>→</del> d	
NOT   SWL	NEGX	BWL	d	****	Р	-	d	d	d	d	d	d	d	-	-	-	O - d - X → d	Negate destination with eXtend
DR   BWL   DR   DR   DR   DR   DR   DR   DR   D	NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
Dnd	NOT	BWL	d	-**00	Р	-	d	d	d	d	d	d	d	-	-	-	$NDT(d) \rightarrow d$	Logical NOT destination (I's complement)
RVL   Mn.d	OR <sup>4</sup>	BWL	s,Dn	-**00	е	-	S	S	2	S	S	S	S	S	S	s <sup>4</sup>	s OR On → On	Logical OR
DRI			Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	On OR d $\rightarrow$ d	(ORI is used when source is #n)
DR1   W   #n.SR   ====   -   -   -   -   -   -   -   -	ORI <sup>4</sup>	BWL	#n,d	-**00	Р	-	d	d	d	d	d	d	d	-	-	S	#n OR d → d	Logical OR #n to destination
PEA	ORI <sup>4</sup>	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR → CCR	Logical OR #n to CCR
RESET	ORI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
ROLL	PEA	L	S		-	-	S	-	-	S	S	2	S	S	S	-	(¶2)- <b>←</b> 2↑	
ROLL	RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROIX BVL Dx.Dy		BWL	Dx,Dy	-**0*	е	_	-	-	-	-	-	-	-	-	-	-		
Rox   BWL   DxDy   *****   C   C   C   C   C   C   C   C					d	_	-	-	-	-	-	_	_	-	-	s	. ***	
ROXR   W   d		W	ď		-	_	d	d	d	d	d	d	d	-	-	-	<b>└→</b> ────────	
RIDEA	ROXL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X 4	Rotate Dy, #n bits left/right (#n: 1 to 8)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				=====	-	-	-	-	-	-	-	-	-	-	-	-		Return from exception (Privileged)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				=====		-	-	-	-	-	-	-	-	-	-	-	$(SP)^+ \rightarrow CCR, (SP)^+ \rightarrow PC$	Return from subroutine and restore CCR
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	-	-	-	-	-	-	-	-	-	-	29 <del>←</del> +(92)	
Scc   B   d     d   -   d   d   d   d   d	SBCD	В		*U*U*	е	-	-	-	-	-	-	-	-	-	-	-		
SIDP			-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Scc	В	d		Р	-	d	d	d	d	d	d	d	-	-	-		If cc true then d.B = 111111111
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																		else d.B = 00000000
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			#n	=====		-	-	-	-	-	-		-	-	-		#n → SR; STOP	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SUB 4	BWL	s,Dn	****	е		S	2	2	S	S	2	S	S	S	s <sup>4</sup>	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
			Dn,d		е	$d^4$	d	d	d	d	d	d	d	-	-	-	$d$ - $Dn \rightarrow d$	source is #n. Prevent SUBQ with #n.L)
SUBQ 4         BWL         #n,d         ******         d					S	е	S	S	S	S	S	2	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBX         BWL         Dy,Dx         ******         e         -				****	Д	-	d	d	d	d	d	d	d	-	-			
SWAP   W   Dn   -**00   d   -   -   -   -   -   -   -   -   -	SUBQ 4	BWL	#n,d	****	Ь	d	d	d	d	d	d	Д	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SNBX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-		Subtract source and eXtend bit from
TAS B d $-**00$ d - d d d d d d d test d $\rightarrow$ CCR; 1 $\rightarrow$ bit7 of d N and Z set to reflect d, bit7 of d set to 1 TRAP #n			-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
TRAP #n	SWAP	W	Dn		Р	-	-	-	-	-	-	-	-	-	-	-	$bits[31:16] \leftarrow \rightarrow bits[15:0]$	Exchange the 16-bit halves of Dn
Cycctor table entry   → PC   (#n range: 0 to 15)   TRAPV	TAS	В	d	-**00	Р	-	d	d	d	d	d	Д	d	-	-	-	test d $\rightarrow$ CCR; 1 $\rightarrow$ bit7 of d	N and Z set to reflect d, bit7 of d set to 1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	(922)-←92;(922)-←09	Push PC and SR, PC set by vector table #n
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						L										L	(vector table entry) $ ightarrow$ PC	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
		BWL	d	-**00	Ь	-	d	d	d	d	d	р	d	-	-	_	test $d \rightarrow CCR$	N and Z set to reflect destination
BWL   s,d   XNZVC   Dn   An   (An)   (An)+   -(An)   (i,An,Rn)   abs.W   abs.L   (i,PC)   (i,PC,Rn)   #n	UNLK		An		-	d		-	-	-	-	-	-				$An \rightarrow SP$ ; (SP)+ $\rightarrow$ An	Remove local workspace from stack
		BWL	s,d	XNZVC	Dπ	Ап	(An)	(Ап)+	-(Ап)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#п		

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, a Alternate cc )								
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	ΛZ	overflow set	٧			
HI <sup>u</sup>	higher than	!(C + Z)	PL	plus	!N			
TZ <sub>n</sub>	lower or same	C + Z	MI	minus	N			
HS", CC°	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LOu, CSª	lower than	C	LT	less than	$(N \oplus V)$			
NE	not equal	!Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

An Address register (16/32-bit, n=0-7)

**Dn** Data register (8/16/32-bit, n=0-7)

Rn any data or address register
s Source, d Destination

**e** Either source or destination

#n Immediate data, i Displacement

BCD Binary Coded Decimal

↑ Effective address

Long only; all others are byte only

Assembler calculates offset

SSP Supervisor Stack Pointer (32-bit)

**USP** User Stack Pointer (32-bit)

**SP** Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Branch sizes:  $.\mathbf{B}$  or  $.\mathbf{S}$  -128 to +127 bytes,  $.\mathbf{W}$  or  $.\mathbf{L}$  -32768 to +32767 bytes

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

\* set according to operation's result, = set directly - not affected, O cleared, 1 set, U undefined

006 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Last name: F	First name:	Group:
--------------	-------------	--------

# ANSWER SHEET TO BE HANDED IN

# Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.W 20482,(A0)+		
MOVE.B #28,16(A0,D1.W)		
MOVE.L -6(A1),-18(A2,D2.W)		

# Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	С
\$72 + \$91	8					
\$00000072 + \$FFFFFF91	32					

# Exercise 3

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.					
<b>D1</b> = \$	<b>D</b> 2 = \$	<b>D</b> 3 = \$			

Exercise 4	
Final value of <b>D1</b> : \$43215687	7 . <b>Be careful</b> , use <b>three</b> lines of instructions at the most.
Exercise 5	
next_str	

	Computer Architecture – EPITA – S3 – 2023/2024
two_by_two_swap	
1	

	Computer Architecture – EPITA – S3 – 2023/2024
swap_all	